



## SPECIFICATIONS

<b>Input frequency</b>	70 MHz±25Mhz
<b>No of Frequency Channels</b>	4
<b>Input Sensitivity</b>	- 40dBm
<b>Dynamic Range</b>	0 to -40dBm
<b>Signal bandwidth</b>	≈ 25 MHz
<b>De-Modulation</b>	BPSK/QPSK
<b>Doppler range</b>	± 20 KHz
<b>Spreading code</b>	Programmable(Gold Codes, Marker, Max Length Sequence etc)
<b>Cold start Acq time</b>	< 30 msec
<b>Warm start Acq time</b>	< 4 msec
<b>Communication channels</b>	RS 485 -1 No and RS 422- 2 Nos, Gigabit Ethernet-1 No, USB 2.0 HDLC Asynchronous - Synchronous Interface
<b>Symbol Data rate</b>	38.5Kbps to 14.2 Mbps
<b>Long term bit rate</b>	TBD
<b>Others</b>	It perform spread sequence acquisition and tracking by correlation or matched filtering
<b>Error Correction Decoding</b>	<b>Viterbi</b> : It performs Decoding of convolution code with all four channels simultaneously. IP Cores for these functions to be provided along with supplies
<b>Decimation</b>	Variable (4,8,16,32)
<b>Ancillary Functions</b>	BER measurement PRBS- 11 test sequence generator AWGN IP Cores for these functions to be provided along with supplies
<b>Maximum chip rate</b>	<b>50 Mchips/s</b>
<b>DSSS spreading factor</b>	<b>7 to 2047, Gold codes</b>
<b>FPGA</b>	Xilinx Spartan-6 FG(G)676 package, compatible with LX75,LX100 and LX150. The FPGA is expected to run with a processing clock in the range 100 to 120 MHz
<b>ADC</b>	Four Channel 14-bit ADCs, 210Mbps
<b>DDR2 Memory for FPGA</b>	N/a
<b>Ethernet</b>	Two Gigabit Ethernets to be provided
<b>USB Interface</b>	USB 2.0 Interface to be provided for FPGA
<b>FPGA JTAG connector</b>	Yes
<b>Microcontroller Specifications</b>	<ul style="list-style-type: none"> <li>⊗ ARM Cortex-M3 NXP1759 for FPGA configuration Microcontroller</li> <li>⊗ USB Interface</li> <li>⊗ 2Gb Nand Flash Memory to store FPGA configurations</li> </ul>
<b>Typical FPGA configuration time</b>	< 5s Supply voltage : +5V DC +/- 5%
<b>PCB Dimensions</b>	Size : 12cm x 12cm
<b>Temperature Range</b>	-40 to +85 Deg
<b>Parameters Programmability</b>	Through USB/ ETH/RS 232 from GUI

\* Note : Specifications are subject to change without notice