

PCIe BASED TWO CHANNEL DATA ACQUISITION CARD



Specification:

PARAMETER	DESCRIPTION
<i>Number of channels</i>	<i>Two (up to 4 Channels).</i>
<i>Input Data Rate</i>	<i>200 Mbps per Channel.</i>
<i>Input Signal Level</i>	<i>LVDS.</i>
<i>Inputs</i>	<i>00 Clock and Data.</i>
<i>Clock polarity</i>	<i>Normal or Invert</i>
<i>Data polarity</i>	<i>Normal or Invert</i>
<i>Clock to Data delay</i>	<i>Max of 4 ns in steps of 250 ps.</i>
<i>Bits per Frame</i>	<i>6 to 16.</i>
<i>Words per Frame</i>	<i>256K (Max).</i>
<i>FS Code Length</i>	<i>128 Bits.</i>
<i>Reference FSC Length</i>	<i>Programmable 128 Bits.</i>
<i>Mask Pattern Length</i>	<i>Programmable 128 Bits.</i>
<i>Lock Loss Status</i>	<i>Programmable 1 to 14.</i>
<i>Bit Slip</i>	<i>Programmable ± 7 Bits</i>
<i>Error Threshold</i>	<i>Programmable 0 to 15 Bits.</i>
<i>Frame Sync Code (FSC)</i>	<ul style="list-style-type: none"> ◆ Length: up to 128 bits programmable ◆ Code: Programmable.
<i>Frame length:</i>	<i>Up to maximum of 16Mbits/frame, programmable</i>
<i>Error allowance:</i>	<i>0 to 14 bits programmable.</i>
<i>Bit slip window:</i>	<i>1 to ± 14 bits programmable.</i>
<i>Differential Decoding:</i>	<i>Enable/disable.</i>

<p>Frame sync Strategy:</p>	<p><i>Search, Check, Lock strategy, Search and Check fixed to one.</i></p>
<p>Miss in Lock:</p>	<p><i>1 to 14 frames programmable.</i></p>
<p>De-Randomization: Enable / Disable provision.</p>	<ul style="list-style-type: none"> ◆ <i>Seed Word: Programmable.</i> ◆ <i>Length: 11 to 16 bits programmable</i> ◆ <i>Start of De-randomization: 64 to 144 bits programmable</i> ◆ <i>Feedback selection: Feedback is the Ex-OR of two bits</i> <p><i>Each of these bits can be selected from any of the 1st – MSB bit of the shift register, whose length is equal to the length of the seed word.</i></p>
<p>LBT Stripping :</p> <p><i>Provision is existed to strip out the Low Bit Rate Telemetry (LBT) coming in the High bit Rate Stream and give user as per RS232C interface through a 9-pin D-type connector. Baud rate 115K, No parity, one stop bit. Stripping mechanism is to look for the change in LBT address and pick up the LBT data only once at every change in address. Provision to strip more data slots for a single address slot is also available. Finally all channels LBT is available on Ethernet the following are the list of configuration parameters for LBT.</i></p> <ul style="list-style-type: none"> ◆ <i>LBT mode</i> ◆ <i>LBT Blk width</i> ◆ <i>Start pos of LBT Blk</i> ◆ <i>Periodicity Cnt Width</i> ◆ <i>LBT Add chg bit ext</i> ◆ <i>No of data bit extract</i> ◆ <i>Start bit extract</i> 	

<i>Bits per Word</i>	<i>6 to 16.</i>
<i>Words per Frame</i>	<i>256K (Max).</i>
<i>Acquisition Modes</i>	<i>Two.</i>
<i>A. Normal</i>	<i>Data is acquired from the beginning of the Frame with reference to the Tally Pulse immediately after the acquisition has been initiated one of the modes a) good frames only b) good frames+ Bad frames</i>
<i>B. Conditional</i>	<i>The incoming the data is checked for the user specified 32-Bit reference code at the user specified position taking into account used the user defined 32-bit mask pattern</i>
<i>Data Transfer Modes</i>	<i>Two.</i>
<i>A. Full Line Transfer</i>	<i>The entire frame of data is transferred</i>
<i>B. Windowed Transfer</i>	<i>Only part of the frame is transferred ,from the user specified S-word and the transfer is for the user defined number of S-words</i>
<i>LBT Extraction</i>	<i>Through Ethernet/RS232</i>
<i>Frames elapsed, Frames lost, FSC & status LEDs</i>	<i>Over seven segment Displays/Over GUI screen</i>
<i>Real Time merging of Two channels</i>	<i>Configuration</i>
<i>Data logging</i>	<i>Upto System RAM / DISC logging using external RAID Unit with MAX 200Mbps/channel. The volume of data acquired to disc during real time for selected channels should be limited to Disc capacity of the raid unit.</i>

PCIe BASED 2 CHANNEL DATA ACQUISITION CARD

TIME CODE READER & GENERATOR	Formats : IRIG –A / IRIG –B
	Signal type : Modulated AM
	Mark to space Ratio : 3 :1
	Signal Level : MAX 10 volts Vpp
	Connector Type : BNC
PLAYBACK MODE	Playback file : Real time satellite data acquired file/user specified file
	Configuration : Similar to acquisition parameter
	Data Rate : up to 200Mbps per channel , channel wise independent
	Clock source : Onboard clock (210 MHz) in steps of binary/ external.
No. of channels:	4 Channel
Signal level	LVDS level
Data rate	100 bps to 200 Mbps / channel when internal clock is selected, data rate is programmable from 100 bps to 200 Mbps such that the data rate will be within 0.2% of the desired data rate.
Clock selection	Internal / External for each channel independently selection is possible to select I1 clock for Q1 channel and I2 clock for Q2 channel and also possible to select I1 clock for all the channels and SMA connector is chosen for external clock interface.
S-word length	6 to 16 bits/S-word independently for each channel
Frame length:	128 bit to 16 M bits maximum
Data pattern:	Data pattern: Programmable
OS Support	Video:
OS Support	WindowsNT/2000, Linux.
Input Connectors	LVDS: 25 Pin D- sub Male. ECL-SE : SMA Connectors

Data pattern:

Data pattern: Programmable

Video:

- ◆ *Constant Pattern*
- ◆ *Incremental / decremental pattern*
- ◆ *Image 64MB per channel.*

Aux:

- ◆ *Line to line varying pattern etc to be simulated.*
- ◆ *Channel ID*

PRBS 27 -1:

- ◆ *Bits per S-word -8*

S-word per Frame -2032